Espressif Systems /ESP32 /LEDC /INT_ST

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_ST

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (HSTIMER0_OVF_INT_ST)HSTIMER0_OVF_INT_ST 0 (HSTIMER1_OVF_INT_ST)HSTIMER1_OVF_INT_ST 0 (HSTIMER2_OVF_INT_ST)HSTIMER2_OVF_INT_ST 0 (HSTIMER3_OVF_INT_ST)HSTIMER3_OVF_INT_ST 0 (LSTIMER0_OVF_INT_ST)LSTIMER0_OVF_INT_ST 0 (LSTIMER1_OVF_INT_ST)LSTIMER1_OVF_INT_ST 0 (LSTIMER2_OVF_INT_ST)LSTIMER2_OVF_INT_ST 0 (LSTIMER3_OVF_INT_ST)LSTIMER3_OVF_INT_ST 0 (DUTY_CHNG_END_HSCH0_INT_ST)DUTY_CHNG_END_HSCH0_INT_ST 0 (DUTY_CHNG_END_HSCH1_INT_ST)DUTY_CHNG_END_HSCH1_INT_ST 0 (DUTY_CHNG_END_HSCH2_INT_ST)DUTY_CHNG_END_HSCH2_INT_ST 0 (DUTY_CHNG_END_HSCH3_INT_ST)DUTY_CHNG_END_HSCH3_INT_ST 0 (DUTY_CHNG_END_HSCH4_INT_ST)DUTY_CHNG_END_HSCH4_INT_ST 0 (DUTY_CHNG_END_HSCH5_INT_ST)DUTY_CHNG_END_HSCH5_INT_ST 0 (DUTY_CHNG_END_HSCH6_INT_ST)DUTY_CHNG_END_HSCH6_INT_ST 0 (DUTY_CHNG_END_HSCH7_INT_ST)DUTY_CHNG_END_HSCH7_INT_ST 0 (DUTY_CHNG_END_LSCH0_INT_ST)DUTY_CHNG_END_LSCH0_INT_ST 0 (DUTY_CHNG_END_LSCH1_INT_ST)DUTY_CHNG_END_LSCH1_INT_ST 0 (DUTY_CHNG_END_LSCH2_INT_ST)DUTY_CHNG_END_LSCH2_INT_ST 0 (DUTY_CHNG_END_LSCH3_INT_ST)DUTY_CHNG_END_LSCH3_INT_ST 0 (DUTY_CHNG_END_LSCH4_INT_ST)DUTY_CHNG_END_LSCH4_INT_ST 0 (DUTY_CHNG_END_LSCH5_INT_ST)DUTY_CHNG_END_LSCH5_INT_ST 0 (DUTY_CHNG_END_LSCH6_INT_ST)DUTY_CHNG_END_LSCH6_INT_ST 0 (DUTY_CHNG_END_LSCH7_INT_ST)DUTY_CHNG_END_LSCH7_INT_ST

Fields

HSTIMER0_OVF_INT_ST

The interrupt status bit for high speed channel0 counter overflow event.

HSTIMER1_OVF_INT_ST

The interrupt status bit for high speed channel1 counter overflow event.

HSTIMER2_OVF_INT_ST

The interrupt status bit for high speed channel2 counter overflow event.

HSTIMER3_OVF_INT_ST

The interrupt status bit for high speed channel3 counter overflow event.

LSTIMER0_OVF_INT_ST

The interrupt status bit for low speed channel0 counter overflow event.

LSTIMER1_OVF_INT_ST

The interrupt status bit for low speed channel1 counter overflow event.

LSTIMER2_OVF_INT_ST

The interrupt status bit for low speed channel2 counter overflow event.

LSTIMER3_OVF_INT_ST

The interrupt status bit for low speed channel3 counter overflow event.

DUTY_CHNG_END_HSCH0_INT_ST

The interrupt status bit for high speed channel 0 duty change done event.

DUTY_CHNG_END_HSCH1_INT_ST

The interrupt status bit for high speed channel 1 duty change done event.

DUTY_CHNG_END_HSCH2_INT_ST

The interrupt status bit for high speed channel 2 duty change done event.

DUTY_CHNG_END_HSCH3_INT_ST

The interrupt status bit for high speed channel 3 duty change done event.

DUTY_CHNG_END_HSCH4_INT_ST

The interrupt status bit for high speed channel 4 duty change done event.

DUTY_CHNG_END_HSCH5_INT_ST

The interrupt status bit for high speed channel 5 duty change done event.

DUTY_CHNG_END_HSCH6_INT_ST

The interrupt status bit for high speed channel 6 duty change done event.

DUTY_CHNG_END_HSCH7_INT_ST

The interrupt status bit for high speed channel 7 duty change done event.

DUTY_CHNG_END_LSCH0_INT_ST

The interrupt status bit for low speed channel 0 duty change done event.

DUTY_CHNG_END_LSCH1_INT_ST

The interrupt status bit for low speed channel 1 duty change done event.

DUTY_CHNG_END_LSCH2_INT_ST

The interrupt status bit for low speed channel 2 duty change done event.

DUTY_CHNG_END_LSCH3_INT_ST

The interrupt status bit for low speed channel 3 duty change done event.

DUTY_CHNG_END_LSCH4_INT_ST

The interrupt status bit for low speed channel 4 duty change done event.

DUTY_CHNG_END_LSCH5_INT_ST

The interrupt status bit for low speed channel 5 duty change done event.

DUTY_CHNG_END_LSCH6_INT_ST

The interrupt status bit for low speed channel 6 duty change done event.

DUTY_CHNG_END_LSCH7_INT_ST

The interrupt status bit for low speed channel 7 duty change done event

Links

() ()